CONTACT US

Get in Touch

Have questions about GATE preparation, VLSI tutorials, or Embedded Systems projects? I’m here to help!

Contact Details:

Submit Queries:
Use the contact form below or email directly. Typical response time: 2–3 business days.

FAQ (Optional):

  • Q: Can I request notes on a specific topic?
    A: Yes! Use the form or email to submit requests for notes on Circuits & Formulas, Electrical Engineering, VLSI, or Embedded Systems.

  • Q: How long will it take to get a reply?
    A: Usually within 2–3 business days.

Thank you for supporting Engg Technical Notes!

Comments

Post a Comment

Popular posts from this blog

VERILOG : 2. HDL Syntax & Semantics: [Understanding Basic Lexical Conventions in Verilog HDL]

Image
 Understanding Basic Lexical Conventions in Verilog HDL When learning Verilog Hardware Description Language (HDL), it’s essential to begin with the basic lexical conventions , as these form the foundation for writing clean, correct, and maintainable code. Interestingly, many of these conventions are similar to those in the C programming language, but with Verilog-specific rules. In this blog, we’ll explore whitespace , comments , case sensitivity , identifiers , escaped identifiers , and number formats in Verilog HDL, complete with good and bad examples. 1. White Space in Verilog White space characters in Verilog are mostly ignored except when they are needed to separate tokens. However, inside strings, they are significant. White space characters include: - Blank spaces - Tabs - Carriage returns - New-lines - Form-feeds Example: Good vs. Bad Code ❌ Bad Code: module addbit(a,b,ci,sum,co); input a,b,ci;output sum co; wire a,b,ci,sum,co;endmodule ✅ Good Code...
Read more

VERILOG : 5. Gate-Level Modeling in Verilog

Image
When we think of Verilog , most engineers picture RTL (Register Transfer Level) coding – writing always blocks, designing with if-else or case statements, and abstracting digital logic into behavioral or dataflow descriptions. However, Verilog also provides a lower-level way of modeling hardware, called Gate-Level Modeling . This is where you describe your circuits directly in terms of logic gates , switches , and transistor-level primitives . Even though gate-level coding is rarely used in RTL design , it plays a vital role after synthesis in ASIC and FPGA design flows . Let’s break it down. 🔑 Why Gate-Level Modeling Matters RTL Coding → Synthesis → Gate-Level Netlist In real chip design, RTL code is synthesized into logic gates . The synthesis tool generates a Verilog netlist made of gate primitives and standard cells . Gate-Level Simulation (GLS) This netlist is then simulated (often with back-annotated timing from an SDF file ) to check how the design behaves w...
Read more

VERILOG :1. INTRODUCTION

Image
           🛠️ The Importance of Verilog in Digital Design:                A New Chapter Begins “At the heart of every electronic device lies digital logic . And behind most digital logic, you’ll find Verilog .”    🔍 Why This Blog? In a world ruled by digital electronics—from smartwatches to self-driving cars—there’s an unseen architect orchestrating it all: digital logic . To speak the language of digital logic, engineers use Verilog . If you’re a student, enthusiast, or professional aiming to understand hardware design, this blog series is your step-by-step guide . We’re not just starting another HDL tutorial. We’re building a bridge between concepts and real-world application, with Verilog as the tool . 💡 What is Verilog? Verilog is a Hardware Description Language (HDL) used to model and simulate digital systems. It allows you to describe how hardware components—like multiplexers, registers, counte...
Read more